Abstract-The reversibility of the gate dielectric breakdown (DB) in ultrathin high-k dielectric stacks is reported and analyzed. The electrical performance of MOSFETs after the dielectric recovery is modeled and introduced in a circuit simulator. The simulation of several digital circuits shows that their functionality can be restored after the DB recovery.
I. INTRODUCTION

I
N HIGHLY scaled technologies, the effect of the MOSFET gate dielectric breakdown (BD) on circuit functionality is not well understood yet [1] . Recently, we have reported a strong post-BD current reduction in MOS capacitors with ultrathin high-k dielectric stacks when the current during the BD transient is limited [2] , suggesting that, as sometimes observed for SiO 2 [3] - [5] , the BD in these devices is a reversible phenomenon. Since a current-limited (CL) BD can better represent the BD conditions of MOSFETs within circuits [6] , investigation of the impact of the gate BD reversibility on transistors and circuit performance is mandatory. In this letter, we report the evidence of two conductivity states after dielectric BD in transistors with ultrathin high-k dielectric. The procedure to switch between both states is discussed, and the consequences of dielectric BD reversibility on the transistor characteristics and several circuit functionality are analyzed.
II. SAMPLES AND EXPERIMENTAL PROCEDURE
The transistors used in this work were pMOSFETs with FUSI gate electrode and area of 0.35 μm 2 . The gate dielectric stack (EOT = 1.9 nm) was formed by an HfSiON film (physical thickness of 2.9 nm, 60% Hf) on top of a 1. 
III. BD REVERSIBILITY PHENOMENOLOGY
The MOSFET currents measured during the stresses, with or without current limit, have been studied. Fig. 2(a) corresponds to the gate currents during several cycles of RVS stress. Curve I F (thick line) corresponds to the gate current registered during the first CL-RVS (fresh device). When dielectric BD occurs at V BD , a fast current increase is observed until the current limit (0.5 mA in this case) is reached. The post-BD gate current (I BD ) obtained during the following RVS (without current limit) is, as expected, much larger than I F . However, at a given voltage (V R ), I BD suddenly decreases by several orders of magnitude. During the CL-RVS in the next cycle, at low voltages, the gate current (I R ) is larger than the fresh current (I F ) but lower than I BD . This indicates a partial recovery of the insulator properties of the gate dielectric, suggesting that, in some conditions, BD in ultrathin high-k oxides is a reversible phenomenon, i.e., the BD path that was "opened" can be "closed." If V G continues increasing during the CL-RVS and V BD is reached, BD is observed again, so that a high current level is measured. However, in the next RVS, after V R , the current decreases again. This behavior can be observed for many iterations of the stress sequence. As an example, Fig. 2(a) shows the BD reversibility during the 1st, 60th, and 200th cycles. Moreover, the phenomenon is qualitatively repetitive from sample to sample. It must be emphasized that during the RVS, the voltage sweep is stopped immediately after V R to avoid the occurrence of a new BD event. If a BD reappeared during the RVS, the BD would become irreversible (because the current is not limited), and the cycling would not be possible anymore [2] . These results indicate that, after a CL BD, two conductivity states are present in the dielectric: a high conductivity one (BD, with gate current I BD ) and a low one (R, with 0741-3106/$26.00 © 2010 IEEE Fig. 1 . Measurement sequence designed to analyze the dielectric BD reversibility. To limit the current during the CL stresses (CL-RVS or CL-CVS), the compliance of the measurement equipment was used. gate current I R ). Switching between both states takes place when the two threshold voltages are reached (V BD and V R ) and only if BD is produced under CL conditions. Fig. 2(b) shows all the currents through the device during the 200th CL-RVS plus RVS iteration. During the BD state (I G = I BD ), I D ≈ I G , which is indicative of a BD path located close to the drain [7] . This condition is also fulfilled during the R state (I G = I R ) and is very stable during cycling, which suggests that the same BD path is controlling the stack conductivity during the BD and R states, which is smaller during the R state. Although this letter focuses on BD located close to the drain, because it is the most detrimental condition for the MOSFET performance [9] , the same behavior is also observed for BD located in any position along the channel. Once the BD path has been opened, switching between two different conductivity states in the dielectric can also be observed during CVS tests [ Fig. 2(c) ]. As an example, during an ∼ −2.8 V CL-CVS, BD is also detected by a sudden current increase. After that, if a lower voltage CVS is applied, initially, the current is larger than the compliance level of the previous CL-CVS, but, at a given time, the current decreases drastically and the dielectric partially recovers its insulating properties. This behavior is also repetitive for several cycles. The strong similarities of this phenomenon with the resistive switching mechanism observed in MIM structures for memory applications must be emphasized [2] , [8] .
The BD reversibility effect on the performance of the transistor has been evaluated from the I D -V D and I D -V G monitor curves. Fig. 3(a) Fig. 3(a) ]. Similar conclusions can be drawn for the I D -V G curves (not shown). These results indicate that switching to the R state restores the device functionality, although degraded.
IV. BD RECOVERY IN CIRCUITS
In order to transfer the BD reversibility effects on the transistor up to circuit level, they have been included in the SPICE model that describes the MOSFET performance. A ring oscillator and simple logic gates have been considered as examples. The fresh, BD, and recovered transistor characteristics have been described using a combination of the BSIM4 MOSFET compact model (to describe the channel current) plus the D-R gate-current model (to account for the BD gate current) [9] (zoom in Fig. 4 , top) with model parameters extracted from the experimental data. The modeled characteristics of transistors at the BD and R states (lines in Fig. 3 ) have been introduced in a circuit simulator to study the performance of a five-stage ring oscillator. The BD path has been considered to be located at the drain of the third stage pMOS (Fig. 4, top) . The circuit output (Fig. 4, bottom) shows that, when at BD, the circuit does not oscillate anymore. However, when it is back to the R state, the circuit oscillates again but with an approximately two times lower frequency, which indicates that, after the dielectric recovery, the functionality of the circuit can be restored, although damaged. The functional recovery of the logic gates has been also observed. Table I summarizes the results obtained in inverters, NAND, and NOR gates, always considering that BD takes place in the drain of a pMOS transistor. For all the circuits under study, some of the outputs are erroneous after dielectric BD (shaded cells). However, the correct logic outputs are always restored when the transistor is switched to the R state.
V. CONCLUSION
In ultrathin high-k dielectric stacks of MOS devices, two post-BD conductivity states can be observed: BD and R, with the current during the BD state (I BD ) being larger than during the R state (I R ). The switching between both states takes place at threshold voltages V BD and V R and only if the current is limited during the BD transient. The location along the channel of the BD path remains constant during cycling, even in the R state, suggesting that the BD and R conductivity states are controlled by the same conductive path. When the dielectric switches back to the R state, both the isolation dielectric properties and the transistor output characteristics are partially recovered. The MOSFET can be modeled independently of the dielectric conductivity state (BD or R) using a combination of the BSIM4 and D-R models with an adequate parameter set. This model has been included in a circuit simulator to analyze the effect of the dielectric BD recovery on the functionality of different logic gates. The simulations show that the circuit response, which sometimes can be wrong after BD, can be restored if the gate conductivity is switched to the R state. This result suggests that, after a gate BD event, the circuit functionality could be recovered, and consequently, depending on the failure criteria, the circuit lifetime is increased.
